Login Register Cart 0
Generic placeholder image

Micro and Nanosystems

Editor-in-Chief

ISSN (Print): 1876-4029
ISSN (Online): 1876-4037

Back
Journal Home About Journal Editorial Board Journal Insight Current Issue Volumes/Issues
Subscribe
Research Article

Energy Optimization for RC and RLC Interconnect Design in Low Power VLSI

Author(s): Himani Bhardwaj, Shruti Jain* and Harsh Sohal

Volume 16, Issue 1, 2024

Published on: 19 December, 2023

Page: [26 - 35] Pages: 10

DOI: 10.2174/0118764029277963231127105304

Price: $65

Abstract

Background: The global RC interconnects have become the controlling parameter for a circuit’s performance. But with the decrease in technology, an increase in resistance has become prominent. This increase further directly affects the performance of the system by increasing the performance parameters of the circuit like delay and power consumption. To resolve this issue and to be compatible with Internet of Things (IoT) applications, the interconnect circuits are required to be high speed with less heat generation.

Methods: In this paper, a new RC and RLC interconnect circuit design was proposed for 45 nm technology to enhance the performance parameters. Furthermore, the RC interconnect design was simulated for lumped and distributed networks. The parasitic component values (resistance, inductance, and capacitance) are evaluated using PTM technology.

Results: The proposed interconnect circuit's resistance value decreased by a factor of 4, but the capacitance remains the same. Furthermore, power consumption and delay values were attained. An overall comparison was done between RC and RLC networks.

Conclusion: 63.13% power improvement and 24.87% delay improvement were observed in the RLC network over RC distributed network.

Keywords: Interconnect, internet of things, delay, power consumption, low power VLSI, PTM technology.

« Previous Next »
Graphical Abstract

[1]
Sethi, P.; Sarangi, S.R. Internet of Things: Architecture, protocols, and applications. J. Electr. Comput. Eng., 2017.
[http://dx.doi.org/10.1155/2017/9324035]
[2]
Agrawal, Y.; Girish, M.; Chandel, R. An efficient and novel FDTD method based performance investigation in high-speed currentmode signaling SWCNT bundle interconnect. Sadhana, 2018, 43(11), 175.
[http://dx.doi.org/10.1007/s12046-018-0957-0]
[3]
Kavicharan, M.; Murthy, N.S.; Rao, N.B. A closed-form delay estimation model for current-mode high speed VLSI interconnects. WSEAS Transactions on communications, 2021, 20, 198-202.
[http://dx.doi.org/10.37394/23204.2021.20.26]
[4]
Podmore, L. Integrating nanotechnology into the internet of things. AZoNano 2022. Available from: https://www.azonano.com/article.aspx?ArticleID=5939
[5]
Saied, R.; Manra, V. Interconnect optimization for reliability and scalability. AITIJ, 2017, 1(1), 13-19.
[6]
Raghunathan, V.; Srivastava, M.B.; Gupta, R.K. A Survey of Techniques for Energy-Efficient on-chip communication Proceedings of the 40th annual Design Automation Conference (DAC ’03),2003, pp. 900-905.
[http://dx.doi.org/10.1145/775832.776059]
[7]
Bhardwaj, H.; Jain, S.; Sohal, H. An innovative interconnect structure with improved Elmore delay estimation model for deep submicron technology. Analog Integr. Circuits Signal Process., 2022, 111(3), 419-439.
[http://dx.doi.org/10.1007/s10470-022-02012-3]
[8]
Verma, S. A bus encoding method for crosstalk and power reduction in RC coupled VLSI interconnects. nt. J. VLSI Design & Commun. Syst. (VLSICS)., 2012, 3(2), 29-39.
[http://dx.doi.org/10.5121/vlsic.2012.3203]
[9]
Hodges, D.; Jackson, H.; Saleh, R. Analysis and design of digital integrated circuits in deep sub-micron circuits. In: Interconnect Design, 3rd ed; McGraw-Hill (Inc.) Higher Educ.: New York, NY, USA, 2004; pp. 441-477.
[10]
Cong, J.; Pan, D. Interconnect delay estimation models for synthesis and design planning. Proceedings of ASP-DAC 99 Asia & South Pacific Design Automation Conference, 1999.
[http://dx.doi.org/10.1109/ASPDAC.1999.759720]
[11]
Sapatnekar, S. RC Interconnect Optimization under the Elmore Delay Model. 31st Design Automation Conference, 1994.
[http://dx.doi.org/10.1145/196244.196430]
[12]
Zhuo, L.; Alpert, C.J.; Hu, S.; Mahmud, T.; Quay, S.T.; Villarrubia, P. Fast interconnect synthesis with layer assignment. Proceedings of the 2008 International Symposium on Physical Design, ISPD 2008, Portland, Oregon, USA2018.
[http://dx.doi.org/10.1145/1353629.1353648]
[13]
Md, S. Crosstalk noise modeling analysis for RC interconnect in deep sub-micron VLSI circuits. Communications on Applied Electronics (CAE): 2394-4714., 2017, 7(4), 33-38.
[14]
Kahng, A.B.; Muddu, S. Analysis of RC interconnections under ramp input. ACM Trans. Des. Autom. Electron. Syst., 1997, 2(2), 168-192.
[http://dx.doi.org/10.1145/253052.253137]
[15]
Alpert, C.J.; Hu, J.; Sapatnekar, S.S.; Sze, C.N. Accurate estimation of global buffer delay within a floorplan IEEE/ACM International Conference on Computer-Aided Design2004, pp. 706-711.
[http://dx.doi.org/10.1109/ICCAD.2004.1382667]
[16]
Vlsi-expert.com. Interconnect Delay Models”: Static Timing Analysis (STA) basic (Part 4b). , 2021. Available from: http://www.vlsiexpert.com/2011/09/delay-interconnect-delay-models-static.html
[17]
Ichihashi, M. Development of Low-Power and High-Speed On-Chip Clock Distribution System; Kyushu University Institutional Repository, Graduate School of Information Science and Electrical Engineering Kyushu University: Fukuoka, Japan, 2020.
[18]
Sakata, K.; Hasegawa, T.; Ichikawa, K.; Kanamoto, T. Impact of mutual inductance on timing in nano-scale SoC. IEICE Electronics. Express, 2018, 15(11), 20180376-20180376.
[http://dx.doi.org/10.1587/elex.15.20180376]
[19]
Tu, S.W.; Shen, W-Z.; Chang, Y-W.; Chen, T-C.; Jou, J-Y. Inductance modeling for on-chip interconnects. Analog Integr. Circuits Signal Process., 2003, 35(1), 65-78.
[http://dx.doi.org/10.1023/A:1023425621006]
[20]
Yu, J. Analytic Delay Model of RLC Interconnects using Numerical Inversion of the Laplace Transform, Electronic Thesis and Dissertation Repository, The University of Western Ontario, 2020.
[21]
Nenni, D. Effect of Inductance on Interconnect, 2014. Available from: https://semiwiki.com/eda/3222-effect-of-inductance-on-interconnect/ (Accessed on: Feb. 03, 2014).
[22]
Sarhan, H. Today’s analog/RF designs need interconnect inductance extraction, 2019. Available from: https://www.techdesignforums.com/practice/technique/todays-analog-rf-designs-need-interconnect-inductance-extraction/ (Accessed on: Sep. 19, 2019)
[23]
Banerjee, K.; Mehrotra, A. Analysis of on-chip inductance effects for distributed RLC interconnects. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst., 2002, 21(8), 904-915.
[http://dx.doi.org/10.1109/TCAD.2002.800459]
[24]
Qi, X.; Kleveland, B.; Yu, Z.; Wong, S.; Dutton, R.; Young, T. Onchip inductance modeling of VLSI interconnects. 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)2000, pp. 172-17.
[http://dx.doi.org/10.1109/ISSCC.2000.839736]
[25]
Shah, J.T.; Desai, M.P.; Sanyal, S. Inductance characterization of small interconnects using test-signal method Proceedings of 13th International Conference on VLSI Design2000, pp. 376-379.
[http://dx.doi.org/10.1109/ICVD.2000.812636]
[26]
Hodges, D.; Jackson, H.; Saleh, R. Interconnect design. In: Analysis and Design of Digital Integrated Circuits in Deep Submicron Technology; McGraw-Hill, 2004; pp. 441-453.
[27]
Predictive Technology Model (PTM). 2020. Available from: http://ptm.asu.edu/

Rights & Permissions Print Cite
Article Metrics
13
2
© 2024 Bentham Science Publishers | Privacy Policy